

# **Notice of References Cited**

Application/Control No.

09/690,580

Applicant(s)/Patent Under  
Reexamination  
VASHCHENKO ET AL.

Examiner

Dana Farahani

Art Unit

2814

Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	A	US-5175613 /	12-1992	Barker	257	713
	B	US-5181092 /	01-1993	Atsumi	257	361
	C	US-5216279 /	06-1993	Nakao	257	712
	D	US-5276582 /	01-1994	Merrill et al.	361	111
	E	US-5500546 /	03-1996	Marum et al.	257	358
	F	US-5581104 /	12-1996	Lowrey et al.	257	355
	G	US-4724471 /	01-1998	Leuschner	357	23.13
	H	US-5907174 /	05-1999	Lee et al.	257	357
	I	US-6013941 /	01-2000	Shimizu	257	565
	J	US-6031255 /	02-2000	Delage et al.	257	198
	K	US-6075288 /	06-2000	Akram	257	706
	L	US-6121661 /	09-2000	Assaderaghi et al.	257	355
	M	US-6222237 /	04-2001	Lin	257	358

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification	
	N	JP406232351A /	08-1994	JPO	SHINOHARA	--	--
	O	JP359046055A /	03-1984	JPO	MIURA	--	--
	P						
	Q						
	R						
	S						
	T						

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	G.Meneghesso, J.R.M. Luchies, F.G. Kuper and A.J. Mouthaan, Turn-On Speed of Grounded Gate NMOS ESD Protection Transistors 1996, pp. 1735-1738					
	V	Minh Tong, Robert Gauthier and Vaughn Gross, Study of Gated PNP As an ESD Protection Device for Mixed-Voltage and Hot-Pluggable Circuit Applications, IBM Microelectronics Division, pp 6.3.1-6.3.5					
	W						
	X						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.